# **Agilent 871xE series to ENA-L Code Conversion Tips**

# Hints and examples for converting from 871xE series program codes to ENA-L codes

**Revision 1.0** 



Agilent Part No. N/A

January 2004



## **Notices**

The information contained in this document is subject to change without notice.

This document contains proprietary information that is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced, or translated to another language without the prior written consent of the Agilent Technologies.

Agilent Technologies Japan, Ltd.

**Kobe Instrument Division** 

1-3-2, Murotani, Nishi-Ku, Kobe-shi, Hyogo, 651-2241 Japan Copyright © Agilent Technologies Japan, Ltd. 2003, 2004

## **Exclusive Remedies**

The remedies provided herein are buyer's sole and exclusive remedies. Agilent Technologies shall not be liable for any direct, indirect, special, incidental, or consequential damages, whether based on contract, tort, or any other legal theory.

## **Printing History**

January 2004 Revision 1.0



#### **Contents**

- 1. Channel and trace setting
- 2. Trigger setting
- 3. Data collection
- 4. Limit test setting
- 5. Status byte register handling

#### 1. Channel and trace setting

The ENA-L has 4 channels, and 4 traces in each channel, compared to 2 channels, and 1 trace in the 871xE series. Therefore, it is recommended that the existing 871xE series setting codes be changed as follows to maximize the utility of the ENA-L. Three major channel and trace settings that should be converted are as follows.

Note: When using multiple channels, markers and formats as coupled display settings are allowed only in the same channel.

a) When using only "Meas 1" in 871x

Set the ENA-L channel and trace mode to 1 channel and 1 trace.

Sample code (717 is unit's GPIB address)

 $10\ OUTPUT\ 717;":DISP:SPL\ D1"$ 

the entire display. (Default setting)

20 OUTPUT 717;":CALC1:PAR:COUN 1" ! Set trace number to 1. (Default setting)

30 OUTPUT 717;".DISP:WIND1:SPL D1" ! Set trace layout so that one graph is displayed in the entire window.

(Default setting)

40 END

b) When using "Meas 1" and "Meas 2" with alternative sweep "OFF" in 871x

Set the ENA-L channel and trace mode to 1 channel and 2 traces.

Sample code

10 OUTPUT 717;":DISP:SPL D1" ! Set channel layout to 1 screen. (Default setting)

20 OUTPUT 717;":CALC1:PAR:COUN 2" ! Set trace number to 2



30 OUTPUT 717;":DISP:WIND1:SPL D1 $_2$ "! Set trace layout so that 2 graphs are displayed in the upper part and lower parts of the window.

40 END

c) When using "Meas 1" and "Meas 2" with alternative sweep "ON" in 871x Set the ENA-L channel and trace mode to 2 channels and 1 trace.

#### Sample code

10 OUTPUT 717;":DISP:SPL D1\_2" ! Set channel layout so that the window for channel 1 is displayed in the upper part and the window for channel 2 in the lower part.

20 OUTPUT 717;":CALC1:PAR:COUN 1" ! Set channel 1's trace number to 1. (Default setting)
30 OUTPUT 717;":CALC2:PAR:COUN 1" ! Set channel 2's trace number to 1. (Default setting)

40 OUTPUT 717;":DISP:WIND1:SPL D1" ! Set trace layout so that one graph is displayed in the entire window for

channel 1. (Default setting)

50 OUTPUT 717;":DISP:WIND2:SPL D1" ! Set trace layout so that one graph is displayed in the entire window for

channel 2. (Default setting)

60 END

#### 2. Trigger setting

Basically, the 871xE series and ENA-L have similar trigger system concepts, but you need to be aware of some considerations if you want to detect sweep end.

To trigger once and detect sweep end, the 871xE series uses ":INIT" and "\*WAI". With the ENA-L, ":TRIG:SING" and "\*OPC?" need to be used to detect sweep end.

The following shows some sample codes for the ENA-L

a) Trigger continuous for only channel 1 (717 is unit's GPIB address)

10 OUTPUT 717;":ABORt" ! Set every channel's trigger state to "Hold" 20 OUTPUT 717;":TRIG:SOUR INT" ! Set trigger source to internal. (Default)

 $30 \ OUTPUT \ 717; ":INIT1:CONT \ ON" \\ ! \ Set \ channel \ 1's \ trigger \ state \ to \ Active \ (waiting \ for \ trigger) \ mode.$ 

40 END

b) Single trigger for channel 1 and channel 2, and detects sweep end by \*OPC?



#### Commands

5 DIM A\$[10]

10 OUTPUT 717;":ABORt" ! Set every channel's trigger state to "Hold"

20 OUTPUT 717;":TRIG:SOUR BUS" ! Set trigger source to BUS. (Basically for \*TRG command)

 ${\it 30~OUTPUT~717;"}.INIT1:CONT~ON"\\ {\it !~Set~channel~1's~trigger~state~to~Active~(waiting~for~trigger)~mode.}$ 

40 OUTPUT 717;":INIT2:CONT ON" ! Set channel 2's trigger state to Active (waiting for trigger) mode.

50 OUTPUT 717;":TRIG:SING" ! Send single trigger commands.

60 OUTPUT 717; "\*OPC?" ! "\*OPC?" commands return 1 after the entire sweep is completed.

70 ENTER 717;A\$ ! A\$ is 1 after sweep ends.

80 PRINT "Measurement Complete"

90 END

c) Single trigger for channel 1 and channel 2, and detects sweep end using Status Byte Register.

In this case, the target register is bit 4 of Operation Status condition Register, which is set to "1" during measurement. When bit 4 of Operation Status condition Register turns to "0", this indicates that the sweep has ended. Thus, by using the negative transfer filter function, this program sets the Service Request Enable register to "1" when measurement is finished.

5 DIM A\$[10]

10 OUTPUT 717; "ABORt" ! Set every channel's trigger state to "Hold"

20 OUTPUT 717; "TRIG:SOUR BUS" ! Set trigger source to BUS. (Basically for \*TRG command)

30 OUTPUT 717;":INIT1:CONT ON" ! Set channel 1's trigger state to Active (waiting for trigger) mode.
40 OUTPUT 717;":INIT2:CONT ON" ! Set channel 2's trigger state to Active (waiting for trigger) mode.

 $50 \ OUTPUT \ 717;":STAT:OPER:PTR \ 0" \\ ! \ Set \ positive \ transfer \ filter \ to \ invalid \ in \ entire \ range$ 

60 OUTPUT 717;":STAT:OPER:NTR 16" ! Set negative transfer filter to valid at 16 (= bit 4)

70 OUTPUT 717;":STAT:OPER:ENAB 16" ! Set Operation Status Enable register to valid at 16 (=bit 4)
80 OUTPUT 717;"\*SRE 128" ! Set Service Request Enable Register to valid at 128 (=bit 7)

90 OUTPUT 717;"\*CLS" ! Clear all status byte registers

100 OUTPUT 717;"\*OPC?" ! Confirm that "\*CLS" command is in effect

110 ENTER 717;A\$

120!



130 ON INTR 7 GOTO Meas\_end ! Declare that if service request (SRQ) is generated, goto "Meas\_end"

140 ENABLE INTR 7;2 ! Set SRQ enable

150 OUTPUT 717; "\*TRG" ! Send trigger command

160 PRINT "Waiting..."

170 Meas\_wait: GOTO Meas\_wait ! Wait until SRQ generates using loop sentence.

180 Meas\_end: OFF INTR 7

190 PRINT "Measurement Complete"

200 END

Please refer to the *Programming Guide* for a detailed definition of the status byte register.

#### 3. Data collection

The following gives Readable (R) and Writable (W) measurement data arrays for each product.

#### 871x series

- Raw data of A, B, R (R) (W)
- Error coefficient arrays (R) (W)
- Corrected Data (R) (W)
- Corrected Memory (R) (W)
- Formatted Data (R) (W)
- Formatted Memory (R) (W)

#### ENA-L

- Error coefficient arrays (R)
- Corrected Data (R)
- Corrected Memory (R)
- Formatted Data (R) (W)
- Formatted Memory (R) (W)

With the ENA-L, raw data arrays are not accessible. In addition, error coefficient arrays and corrected data arrays aren't writable.



To read or write data arrays in the ENA-L, users need to specify the eligible channel and trace by using the ":CALC[1-4]:PAR[1-4]:SEL" command.

Sample code for taking Channel 1's Trace 1 formatted data and stimulus data (717 is unit's GPIB address)

10 REAL Fdata(1:201,1:2), Freq(1:201) ! Define Fdata and Freq. Each measurement point has primary and secondary data, so Fdata is defined as a two-dimensional array. For example, in Smith or Polar format, primary and secondary data are assigned to format types such as resistance (R) and reactance (X) values. On the other hand, other formats such as a log magnitude format, secondary data is always 0.

20 OUTPUT 717;":FORM:DATA ASC" ! Set data transfer type to ascii.

30 OUTPUT 717;":CALC1:PAR1:SEL" ! Select eligible channel and trace as channel 1's trace 1 for the following

commands

40 OUTPUT 717;":CALC1:DATA:FDAT?" ! Get formatted data array of selected trace (Ch1 Tr1)

50 ENTER 717;Fdata(\*)

60 OUTPUT 717;":SENS1:FREQ:DATA?" ! Get stimulus data of channel 1

70 ENTER 717;Freq(\*)

80 END

Other examples such as getting trace data with binary format are listed in the *Programming Guide*.

#### 4. Limit test setting

Both the 871x series and ENA-L have a limit test function, but their setting processes are different.

In the ENA-L, limit test conditions are set by using an array data with

 $\hbox{``:} CALCulate \hbox{[1-4]} \hbox{[:} SELected \hbox{]:} LIMit: DATA" commands.$ 

Please refer to the *Programmers Guide* for the detailed data setting.

The ENA-L does not have a marker limit function in its firmware function. Therefore, it is necessary to make an additional subroutine or code by using a marker read value.



### 5. Status byte register handling

Both the 871x series and ENA-L have a status byte register (STB), but their registers' numbers and definitions are somewhat different. To understand these differences, please refer to the following correspondence chart for the 871x series STB and the ENA-L STB

871X		Name	Description	Correspond ENA-L's register
Status Byte	Bit 2	Device Status Summary	(bit 2) is set to 1 when one or more enabled bits in the Device Status event register are set to 1.	No correspond register
*STB? reads the value of the instrument's status byte. This is a non-destructive read?the Status Byte is cleared by the *CLS command. *SRE <num> sets bits in the Service Request Enable register. The current setting of the Service Request Enable register is stored in non-volatile memory. If *PSC as been set, it will be saved at power</num>	Bit 3	Questionable Status Summary	(bit 3) is set to 1 when one or more enabled bits in the Questionable Status event register are set to 1.	Same register
	Bit 4	Message Available	(bit 4) is set to 1 when the output queue contains a response message.	Same register
	Bit 5	Standard Event Status Summary	(bit 5) is set to 1 when one or more enabled bits in the Standard Event Status event register are set to 1.	Same register
	Bit 6	Master Summary Status	(bit 6, when read by *STB) is set to 1 when one or more enabled bits in the Status Byte register are set to 1.	No correspond register
on. *SRE? reads the current state of	Bit 6	Request Service	(bit 6, when read by serial poll) is set to 1 by the service request process.	Same register
the Service Request Enable register.	Bit 7	Operational Status Summary	(bit 7) is set to 1 when one or more enabled bits in the Operational Status event register are set to 1.	Same register
871X		Name	Description	Correspond ENA-L's register
	Bit 0	Key Pressed	(bit 0) is set to 1 when one of the analyzer's front panel keys has been pressed.	No correspond register
Daviga Status Bagistar	Bit 1	Any Softkey Pressed	(bit 1) is set to 1 when one of the analyzer's softkeys has been pressed.	No correspond register
Device Status Register Status:DEVice	Bit 2	Any External Keyboard Key Pressed	(bit 2) is set to 1 when a key has been pressed on an external keyboard connected to the DIN KEYBOARD connector on the rear panel of the analyzer.	No correspond register
	Bit 3	Front Panel Knob Turned	(bit 3) is set to 1 when the analyzer's front panel knob is turned.	No correspond register
871X		Name	Description	Correspond ENA-L's register
Limit Fail Register STATus:QUEStionable:LIMit	Bit 0	Measurement Channel 1 Limit Failed	(bit 0) is set to 1 when limit testing is enabled and any point on measurement channel 1 fails the limit test, or when any enabled marker limit on measurement channel 1 has failed.	Condition Register Bit 1 or Questionable Limit Status Condition Register Bit 1 status Condition Register Bit 1 for trace 1 (If Meas 1 is assigned to ENA-L's channel 1 trace 1)
	Bit 1	Measurement Channel 2 Limit Failed	(bit 1) is set to 1 when limit testing is enabled and any point on measurement channel 2 fails the limit test, or when any enabled marker limit on measurement channel 2 has failed.	Questionable Limit Status Condition Register Bit 2 or Questionable Limt Channel 1 Status Condition Register Bit 2 for trace 2. (If Meas 2 is assigned to ENA-L's channel 1 trace 2)
	Bit 2	Measurement Channel 1 Marker Limit Failed	(bit 2) is set to 1 when any enabled marker limit on measurement channel 1 has failed.	No correspond register
	Bit 3	Measurement Channel 2 Marker Limit Failed	(bit 3) is set to 1 when any enabled marker limit on measurement channel 2 has failed.	No correspond register

871X		Name	Description	Correspond ENA-L's register
Questionable Status	Bit 9	Limit Fail	(bit 9) is set to 1 when one or more enabled bits in the Limit Fail event register are set to 1.	Questionable Status Condition Register Bit 10
Register STATus:QUEStionable	Bit 10	Data Questionable	(bit 10) is set to 1 when a change in the analyzer's configuration requires that new measurement data be taken.	No correspond register
				Compound ENA III
871X		Name	Description	Correspond ENA-L's register
Standard Event Status Register  *ESR? reads the value of the standard event status register. *ESE <num> sets bits in the standard event status enable register. The current setting of the standard event statue enable register is stored in non-volatile memory. If *PSC has been set, it will be saved at power on. *ESE? reads the current state of the standard event status enable register.</num>	Bit 0	Operation Complete	(bit 0) is set to one when the following two events occur (in the order listed): 1. The *OPC command is sent to the analyzer. 2. The analyzer completes all pending overlapped commands.	Same register
	Bit 1	Request Control	(bit 1) is set to 1 when both of the following conditions are true:  ? The analyzer is configured as a talker/listener for GPIB operation.  ? The analyzer is instructed to do something (such as plotting or printing) that requires it to take control of the bus.	No correspond register
	Bit 2	Query Error	(bit 2) is set when the command parser detects a query error. A query error indicates that one or both of the following actions occurred: ? an attempt to read data from the Output Queue when no data was present. ? that data in the Output Queue was lost. An example of this would be queue overflow.	Same register
	Bit 3	Device Dependent Error	(bit 3) is set to 1 when the command parser detects a device-dependent error. A device-dependent error is any analyzer operation that did not execute properly due to some internal condition such as overrange. This bit indicates that the error was not a command, query, or an execution error.	Same register
	Bit 4	Execution Error	(bit 4) is set to 1 when the command parser detects an execution error. Execution errors occur when the following conditions occur: ? a <program data=""> element received in a command was outside the legal range for the analyzer, or inconsistent with the operation of the analyzer. ? the analyzer could not execute a valid command due to some analyzer condition.</program>	Same register
	Bit 5	Command Error	(bit 5) is set to 1 when the command parser detects a command error. The following events cause a command error: An IEEE 488.2 syntax error occurred. This means that the analyzer received a message that did not follow the syntax defined by the 488.2 standard.  ? A semantic error occurred. For example, the analyzer received an incorrectly spelled command. Another example would be that the analyzer received an optional 88.2 command that it does not implement.	Same register
	Bit 6	User Request	(bit 6) is not implemented. For keypress related functions, see 'Device Status Register Set "	No correspond register
	Bit 7	Power On	(bit 7) is set to 1 when you turn on the analyzer.	Same register



871X		Name	Description	Correspond ENA-L's register
Measuring Status Register STATus:OPERation:MEASuring	Bit 0	Channel 1 Measuring	(bit 0) is set to 1 while the analyzer is collectingmeasurement data on channel 1.	Only Operation Status Condition Register Bit 4 for all channel's measurement condition.
	Bit 1	Channel 2 Measuring	(bit 1) is set to 1 while the analyzer is collecting measurement data on channel 2.	Only Operation Status Condition Register Bit 4 for all channel's measurement condition.
871X		Name	Description	Correspond ENA-L's register
Averaging Status Regsiter STATus:OPERation:AVERaging	Bit 0	Measurement Channel 1 Averaging	(bit 0) is set to 1 while the analyzer is sweeping on measurement channel 1 and the number of sweeps completed (since "average restart") is less than the averaging factor.	No correspond register
	Bit 1	Measurement Channel 2 Averaging	(bit 1) is set to 1 while the analyzer is sweeping on measurement channel 2 and the number of sweeps completed (since 'average restart') is less than the averaging factor.	No correspond register
871X		Name	Description	Correspond ENA-L's register
Operational Status Register STATus:OPERation:MEASuring	Bit 0	Calibrating	(bit 0) is set to 1 while the instrument is zeroing the broadband diode detectors.	No correspond register
	Bit 1	Settling	(bit 1) is set to 1 while the measurement hardware is settling.	No correspond register
	Bit 4	Measuring	(bit 4) is set to 1 when one or more enabled bits in the Measuring Status event register are set to 1.	Same register
	Bit 7	Correcting	(bit 7) is set to 1 while the analyzer is performing a calibration function.	Directory no correspond register. Operational Status Condition register Bit 4 may use
	Bit 8	Averaging	(bit 8) is set to 1 when one or more enabled bits in the Averaging Status event register are set to 1.	No correspond register
	Bit 9	Hardcopy Running	(bit 9) is set to 1 while the analyzer is performing a hardcopy (print or plot) function.	No correspond register
	Bit 10	Test Running	(bit 10) is set to 1 when one of the analyzer's internal service tests is being run.	No correspond register
	Bit 14	Program Running	(bit 14) is set to 1 while an HP Instrument BASIC program is running on the analyzer's internal controller.	Same register. For VBA programming.

Please refer to the ENA-L's *Programmer's Guide* for detailed information on such topics as the ENA-L series' unique status byte registers.